



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/943,512	08/31/2001	Yasuo Ozone	500.40530X00	8183
20457	7590	06/03/2005	EXAMINER	
ANTONELLI, TERRY, STOUT & KRAUS, LLP 1300 NORTH SEVENTEENTH STREET SUITE 1800 ARLINGTON, VA 22209-3873			GRAYBILL, DAVID E	
			ART UNIT	PAPER NUMBER
			2822	

DATE MAILED: 06/03/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/943,512

Applicant(s)

OSONE ET AL.

Examiner

David E. Graybill

Art Unit

2822

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 10 March 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 14-49 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 25, 27, 46 and 47 is/are allowed.
- 6) ☒ Claim(s) 14-24, 26, 28-45, 48 and 49 is/are rejected.
- 7) ☒ Claim(s) 32 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 27 October 2004 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

The substitute specification filed 10-27-4 has not been entered because it does not conform to 37 CFR 1.125(b) and (c) because it fails to comply with the following:

The text of any added subject matter must be shown by underlining the added text. The text of any deleted matter must be shown by strike-through except that double brackets placed before and after the deleted characters may be used to show deletion of five or fewer consecutive characters. The text of any deleted subject matter must be shown by being placed within double brackets if strike-through cannot be easily perceived.

The drawings were received on 10-27-4. These drawings are not acceptable for the reasons infra.

The drawings are objected to as failing to comply with 37 CFR 1.84(p)(4) because reference characters "23" and "24" have both been used to designate the same part in Figure 11. Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37

CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they include the following reference character(s) 22, 23 and 24 not mentioned in the description. Corrected drawing sheets in compliance with 37 CFR 1.121(d), or amendment to the specification to add the reference character(s) in the description in compliance with 37 CFR 1.121(b) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore,

the claim 24 features, "wherein said rows comprising the emitter electrodes or source electrodes, and the via holes are arranged in parallel in a second direction orthogonal to the first direction" must be shown or the feature(s) canceled from the claim(s). No new matter should be entered. To further clarify, the drawings show a feature wherein the emitter electrodes or source electrodes and the via holes, but not the rows of emitter electrodes or source electrodes and the via holes, are arranged in parallel in a second direction.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be

labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim 32 objected to under 37 CFR 1.75(c), as being of improper dependent form for failing to further limit the subject matter of a previous claim. Applicant is required to cancel the claim(s), or amend the claim(s) to place the claim(s) in proper dependent form, or rewrite the claim(s) in independent form.

35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 21, 22 and 39-42 are rejected under 35 U.S.C. 101 as being non-statutory because they improperly embrace or overlap two different statutory classes of invention, namely, device and process of using the device, which statutory classes are set forth only in the alternative in 35 U.S.C. 101.

Also claims 21, 22 and 39-42 are rejected under 35 U.S.C. 112, second paragraph, because they are directed to both device and a process of using the device. As a result, the scope of the claims cannot be determined. See MPEP 2173.05(p)II.

In the rejections infra, generally, reference labels are recited only for the first recitation of identical claim elements.

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

Claims 14-20, 23, 26, 28-38, 43-45, 48 and 49 are rejected under 35 U.S.C. 102(a) as being clearly anticipated by applicant's admitted prior art.

At page 10, lines 19-24; page 11, lines 12-17; page 12, line 1 to page 16, line 22; page 19, line 24 to page 20, line 8; page 26, lines 10-17, applicant admits as prior art the following:

A multilayer wiring board 3 having through holes 4 in a thickness-wise direction, wherein a semiconductor substrate 1 mounted on the multilayer wiring board has through holes 5 in a thickness-wise direction thereof, and wherein the through holes in the semiconductor substrate are located relative to the through holes in the multilayer wiring board so that entire

areas, which the through holes in the semiconductor substrate occupy, in a plane orthogonal to the thickness-wise direction of the multilayer wiring board and of the semiconductor substrate are included in areas (areas including at least both 4 and 5), which the through holes in the multilayer wiring board occupy; wherein conductive layers 6 are formed on side surfaces of the through holes, or interiors of the through holes comprise a conductive material; wherein a semiconductor element 1 is mounted, in which conductive layers are formed on side surfaces of the through holes, or interiors of the through holes comprise a conductive material; wherein wirings 6, which connect heating areas in the semiconductor substrate mounted on the multilayer wiring board, are electrically connected to the through holes in the semiconductor substrate, and electrical connection is effected through the heating areas, the wirings, the through holes of the semiconductor substrate, the through holes of the multilayer wiring board, and a surface of the multilayer wiring board, on which the semiconductor substrate is not mounted, in this order; wherein said semiconductor substrate includes emitter electrodes 7 located on a first main surface of the semiconductor substrate and a plated heat sink 6 located on a second main surface of the semiconductor substrate, opposite to said first main surface, wherein the plated heat sink is connected to the multilayer wiring board;

wherein the through holes in the semiconductor substrate extend between the first and second main surfaces of the semiconductor substrate; wherein said plated heat sink is connected to the multilayer wiring board by a brazing layer 2.

A multilayer wiring board having through holes in a thickness-wise direction, wherein a semiconductor substrate mounted on the multilayer wiring board has through holes in a thickness-wise direction thereof, and wherein the through holes in the semiconductor substrate are located relative to the through holes in the multilayer wiring board so that entire areas, which the through holes in the semiconductor substrate occupy, in a plane orthogonal to the thickness-wise direction of the multilayer wiring board and of the semiconductor substrate partly overlap areas (areas including at least 4 and part of 5) which the through holes in the multilayer wiring board occupy; wherein conductive layers are formed on side surfaces of the through holes, or interiors of the through holes comprise a conductive material; wherein a semiconductor element is mounted, in which conductive layers are formed on side surfaces of the through holes, or interiors of the through holes comprise a conductive material; wherein the through holes in the semiconductor substrate extend between the first and second main

surfaces of the semiconductor substrate; wherein said plated heat sink is connected to the multilayer wiring board by a brazing layer.

A multilayer wiring board having a cross-plane through hole or holes, wherein an in-plane location of respective heat dissipating regions in a semiconductor substrate mounted on the multilayer wiring board is inside of a through hole or an area (the total area of the board) where through holes are built in the multilayer wiring board; wherein conductive layers are formed on side surfaces of the through holes, or interiors of the through holes comprise a conductive material; wherein a semiconductor element is mounted, in which conductive layers are formed on side surfaces of the through holes, or interiors of the through holes comprise a conductive material; wherein said semiconductor substrate includes emitter electrodes located on a first main surface of the semiconductor substrate and a plated heat sink located on a second main surface of the semiconductor substrate, opposite to said first main surface, wherein the plated heat sink is connected to the multilayer wiring board; wherein said plated heat sink is connected to the multilayer wiring board by a brazing layer.

A multilayer wiring board having through holes in a thickness-wise direction, wherein a semiconductor substrate mounted on the multilayer wiring board has cross-plane through holes, and heat flows one-

dimensionally through the through holes in the semiconductor substrate and the cross-plane through holes in the multilayer wiring board when heat flows out to a surface of the multilayer wiring board opposite to that surface thereof, on which the semiconductor substrate is mounted, via the through holes in the semiconductor substrate and the through holes in the multilayer wiring board; wherein said semiconductor substrate includes emitter electrodes located on a first main surface of the semiconductor substrate and a plated heat sink located on a second main surface of the semiconductor substrate, opposite to said first main surface, wherein the plated heat sink is connected to the multilayer wiring board; wherein the through holes in the semiconductor substrate extend between the first and second main surfaces of the semiconductor substrate; wherein said plated heat sink is connected to the multilayer wiring board by a brazing layer.

A multilayer wiring board, wherein a semiconductor substrate having cross-plane through holes, which are connected to emitter wirings 10 connected to emitters of heterojunction bipolar transistors and extended through the semiconductor substrate and which have conductive layers on sides thereof or inside thereof, is mounted on the multilayer wiring board, and the cross-plane through holes in the semiconductor substrate and through holes extending through the multilayer wiring board are connected

(at least thermally) to each other, and wherein conductive layers are provided on sides of or inside of the connected through holes in the semiconductor substrate and the wiring board, and in-plane areas, which the through holes in the semiconductor substrate occupy, in a plane of the multilayer wiring board and of the semiconductor substrate are included in areas (areas including at least 4 and 5) which the through holes in the multilayer wiring board occupy; wherein said semiconductor substrate includes emitter electrodes located on a first main surface of the semiconductor substrate and a plated heat sink located on a second main surface of the semiconductor substrate, opposite to said first main surface, wherein the plated heat sink is connected to the multilayer wiring board; wherein the through holes in the semiconductor substrate extend between the first and second main surfaces of the semiconductor substrate; wherein said plated heat sink is connected to the multilayer wiring board by a brazing layer.

A multilayer wiring board, wherein emitter electrodes of heterojunction bipolar transistors are arranged on a semiconductor substrate, the semiconductor substrate is mounted on a wiring board, which wiring board has cross-plane through holes, and said through holes in the wiring board have on sides or inside thereof a material of good thermal conductivity,

wherein the emitter electrodes are disposed in a group electrically connected by a common emitter wiring located in a plane over the semiconductor substrate, wherein emitter electrodes in a central area of the group are located over areas (areas including at least 4 and 7) which the through holes in the wiring board occupy, and wherein first and second end emitter electrodes are respectively disposed at opposite ends of the emitter electrodes in the central area of the group to protrude from the areas which the through holes in the wiring board occupy; wherein said semiconductor substrate includes emitter electrodes located on a first main surface of the semiconductor substrate and a plated heat sink located on a second main surface of the semiconductor substrate, opposite to said first main surface, wherein the plated heat sink is connected to the multilayer wiring board; wherein said plated heat sink is connected to the multilayer wiring board by a brazing layer.

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes

that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claim 24 is rejected under 35 U.S.C. 103(a) as being unpatentable over applicant's admitted prior art.

Applicant admits as conventional a semiconductor device including a plurality of finger-shaped emitter electrodes or source electrodes, and at least one via hole which are arranged in rows in a first direction on a semiconductor substrate, wherein the emitter electrodes or the source electrodes are connected to a conductive layer formed on a back surface opposite to a surface, on which the electrodes are formed, through the via hole, and wherein said emitter electrodes or source electrodes, and the via holes are arranged in parallel in a second direction orthogonal to the first direction, and the via holes are positionally shifted (in the second direction) from one another in adjacent rows among said rows.

However, applicant does not appear to explicitly admit as prior art that the rows comprising emitter electrodes or source electrodes, and the via holes are arranged in parallel in a second direction orthogonal to the first direction.

Nonetheless, it would have been an obvious matter of design choice bounded by well known manufacturing constraints and ascertainable by routine experimentation and optimization to arrange the rows of the admitted prior art as claimed because applicant has not disclosed that, in view of the applied prior art, the arrangement is for any purpose, produces an unexpected result, or is otherwise critical, and it appears prima facie that the process would possess utility using another arrangement. In fact, the only disclosure of this arrangement is in the claims. Moreover, it has been held that limitations directed to rearrangement of parts are prima facie obvious absent a disclosure that the limitations are for a particular unobvious purpose, produce an unexpected result, or are otherwise critical. In re Japikse 86 USPQ 70 (CCPA 1950); for example, reversal of parts was held to have been obvious. In re Gazda 104 USPQ 400 (CCPA 1955). Moreover, "simple adjustment of spatial orientation" has been held to be obvious. Colt Industries Operating Corp. v. Index Werke, K.G. et al., 217 USPQ 1176 (DC 1982).

Application/Control Number:
09/943,512
Art Unit: 2822

Page 15

Claims 25, 27, 46 and 47 are allowed.

Applicant's amendment and remarks filed 3-10-5 and 10-27-4 have been fully considered, and are adequately addressed by the rejections supra.

The art made of record and not applied to the rejection is considered pertinent to applicant's disclosure. It is cited primarily to show inventions similar to the instant invention.

For information on the status of this application applicant should check PAIR:

Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Alternatively, applicant may contact the File Information Unit at (703) 308-2733.

Telephone status inquiries should not be directed to the examiner. See MPEP 1730VIC, MPEP 203.08 and MPEP 102.

Any other telephone inquiry concerning this communication or earlier communications from the examiner should be directed to David E. Graybill at (571) 272-1930. Regular office hours: Monday through Friday, 8:30 a.m. to 6:00 p.m.
The fax phone number for group 2800 is (703) 872-9306.



David E. Graybill
Primary Examiner
Art Unit 2822

D.G.
24-May-05

DO NOT REPLY
JG
5-24-5

FIG.3
(PRIOR ART)




FIG.4
(PRIOR ART)

